Opensouce RISC-V CPU core implemented in Verilog from scratch in one night

(github.com)

4 points | by delduca 20 hours ago ago

4 comments